본문

  1. Home
6 Results:SS:ACCELERATORS 0.46 sec.
RSS 
Multilingual
 Erweiterte Suche
 Neuankömmling Buch suchen
1
Co-Design of Algorithms, Hardware, and Scheduling for Deep Learning Applications- [electronic resource]
Co-Design of Algorithms, Hardware, and Scheduling for Deep Learning Applications- [electronic resource]
Huang, Qijing.Computer Science. | University of California, Berkeley. | 2021
Naver
Ortsangaben
2
Co-Design of Algorithms, Hardware, and Scheduling for Deep Learning Applications- [electronic resource]
Co-Design of Algorithms, Hardware, and Scheduling for Deep Learning Applications- [electronic resource]
Huang, Qijing.Computer Science. | University of California, Berkeley. | 2021
Naver
Ortsangaben
3
Co-Design of Algorithms, Hardware, and Scheduling for Deep Learning Applications- [electronic resource]
Co-Design of Algorithms, Hardware, and Scheduling for Deep Learning Applications- [electronic resource]
Huang, Qijing.Computer Science. | University of California, Berkeley. | 2021
Naver
Ortsangaben
4
Towards Closing the Programmability-Efficiency Gap Using Software-Defined Hardware
Towards Closing the Programmability-Efficiency Gap Using Software-Defined Hardware
Pal, Subhankar. | University of Michigan | 2021
Naver
Ortsangaben
5
Computation-Cautious Machine Learning Systems
Computation-Cautious Machine Learning Systems
Wasay, Abdul. | Harvard University | 2021
Naver
Ortsangaben
6
Programmable Accelerators for Lattice-Based Cryptography
Programmable Accelerators for Lattice-Based Cryptography
Nejatollahi, Hamid. | University of California, Irvine | 2020
Naver
Ortsangaben
처음1마지막