RT DW A1 Zeng, Yu. T1 Automatic Generation of Hardware Abstractions From Register-Transfer Level (RTL) Designs