RT DW A1 Hu, Guangyuan. T1 Secure Cache and Processor Architectures Against Side-Channel, Speculative Execution and Impostor Attacks