본문

  1. Home
50 Results:SS:HARDWARE 0.124 sec.
RSS 
다국어입력
 상세검색
 신착검색
1
Streamlining High-Performance Heterogeneous Hardware Design
Streamlining High-Performance Heterogeneous Hardware Design
Chen, Shibo. | University of Michigan | 2025
미리보기
위치정보
2
Scalable Verification With Applications to Hardware Security
Scalable Verification With Applications to Hardware Security
Dinesh, Sushant. | University of California, Berkeley | 2025
미리보기
위치정보
3
Addressing the Verification Challenge of Agile Hardware Methodologies
Addressing the Verification Challenge of Agile Hardware Methodologies
Pan, Peitian. | Cornell University | 2024
미리보기
위치정보
4
Automatic Generation of Hardware Abstractions From Register-Transfer Level (RTL) Designs
Automatic Generation of Hardware Abstractions From Register-Transfer Level (RTL) Designs
Zeng, Yu. | Princeton University | 2024
미리보기
위치정보
5
Graph Machine Learning for Hardware Security and Security of Graph Machine Learning: Attacks and Defenses
Graph Machine Learning for Hardware Security and Security of Graph Machine Learning: Attacks and Defenses
Dutta Chowdhury, Subhajit. | University of Southern California | 2024
미리보기
위치정보
6
Enabling Full-Stack DNN Accelerator Design and Evaluation on Synthesizable Hardware
Enabling Full-Stack DNN Accelerator Design and Evaluation on Synthesizable Hardware
Genc, Hasan Nazim. | University of California, Berkeley | 2024
미리보기
위치정보
7
Co-Design of Algorithms, Hardware, and Scheduling for Deep Learning Applications- [electronic resource]
Co-Design of Algorithms, Hardware, and Scheduling for Deep Learning Applications- [electronic resource]
Huang, Qijing.Computer Science. | University of California, Berkeley. | 2021
미리보기
위치정보
8
Co-Design of Algorithms, Hardware, and Scheduling for Deep Learning Applications- [electronic resource]
Co-Design of Algorithms, Hardware, and Scheduling for Deep Learning Applications- [electronic resource]
Huang, Qijing.Computer Science. | University of California, Berkeley. | 2021
미리보기
위치정보
9
Co-Design of Algorithms, Hardware, and Scheduling for Deep Learning Applications- [electronic resource]
Co-Design of Algorithms, Hardware, and Scheduling for Deep Learning Applications- [electronic resource]
Huang, Qijing.Computer Science. | University of California, Berkeley. | 2021
미리보기
위치정보
10
Productive and Extensible Hardware Modeling, Simulation, and Verification Methodologies
Productive and Extensible Hardware Modeling, Simulation, and Verification Methodologies
Jiang, Shunning. | Cornell University | 2021
미리보기
위치정보
처음12345이후마지막